# **Refine Search**

#### Search Results -

Terms	Documents
L8 and ((share\$2 NEAR3 copy) or (exclusive NEAR2 copy))	9

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

10		Refine Search
Recall Text	Clear	Interrupt

### **Search History**

## DATE: Friday, October 01, 2004 Printable Copy Create Case

Set Name side by side	Query	Hit Count	<u>Set</u> <u>Name</u> result set
DB=I	PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L10</u>	L8 and ((share\$2 NEAR3 copy) or (exclusive NEAR2 copy))	9	<u>L10</u>
<u>L9</u>	L8 and (state adj machine).ab.	3	<u>L9</u>
<u>L8</u>	L7 and process\$4	22	<u>L8</u>
<u>L7</u>	L6 and (multi\$2node NEAR6 computer)	22	<u>L7</u>
<u>L6</u>	(state adj machine)	35557	<u>L6</u>
<u>L5</u>	l4 and (state adj2 machine)	0	<u>L5</u>
<u>L4</u>	((multi\$2node NEAR6 computer) NEAR5 (process\$5 NEAR4 (multiple or plural or several)))	6	<u>L4</u>
<u>L3</u>	(11 or 12) and ((multi\$2node NEAR6 computer) NEAR5 (process\$5 NEAR4 (multiple or plural or several)))	1	<u>L3</u>
<u>L2</u>	g06f 12/00	602221	<u>L2</u>
<u>L1</u>	g06f 12/08	602252	<u>L1</u>

### END OF SEARCH HISTORY

### **Hit List**

Clear Generate Collection Print Fwd Refs Bkwd Refs
Generate OACS

#### **Search Results -** Record(s) 1 through 9 of 9 returned.

☐ 1. Document ID: US 20040148472 A1

Using default format because multiple data bases are involved.

L10: Entry 1 of 9

File: PGPB

Jul 29, 2004

PGPUB-DOCUMENT-NUMBER: 20040148472

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20040148472 A1

TITLE: Multiprocessor cache coherence system and method in which <u>processor</u> nodes and input/output nodes are equal participants

PUBLICATION-DATE: July 29, 2004

INVENTOR - INFORMATION:

NAME CITY STATE COUNTRY RULE-47 Barroso, Luiz A. Mountain View CA Gharachorloo, Kourosh Menlo Park CA US Nowatzyk, Andreas San Jose CA US Ravishankar, Mosur K. Mountain View CA US Stets, Robert J. JR. Palo Alto CA US

US-CL-CURRENT: <u>711/141</u>; <u>711/145</u>

'Ul Title	Citation From	nt Review	Classification	Date Reference	Sequences		e Claime	E5030 Dr
mana	mentansis mit ioi	marin benieus	inglessuice no un	merate haterence	sedaeuces:	Auschnein	en lo la ime	III KOMBUIII III D

#### ☐ 2. Document ID: US 20020124144 A1

L10: Entry 2 of 9

File: PGPB

Sep 5, 2002

PGPUB-DOCUMENT-NUMBER: 20020124144

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20020124144 A1

TITLE: Scalable multiprocessor system and cache coherence method implementing store-conditional memory transactions while an associated directory entry is encoded as a coarse bit vector

PUBLICATION-DATE: September 5, 2002

INVENTOR-INFORMATION:

NAME CITY STATE COUNTRY RULE-47

Gharachorloo, Kourosh	Menlo Park	CA	US
Barroso, Luiz Andre	Mountain View	CA	US
Ravishankar, Mosur K.	Mountain View	CA	US
Stets, Robert J.	Palo Alto	CA	US
Scales, Daniel J.	Mountain View	CA	US

US-CL-CURRENT: <u>711/145</u>; <u>711/144</u>

Full Title Citation Front Review 1	Diassification Date Reference Sequences Att	achments Claims KMC Draw D.
	······································	
☐ 3. Document ID: US 200	20010840 A1	
L10: Entry 3 of 9	File: PGPB	Jan 24. 2002

PGPUB-DOCUMENT-NUMBER: 20020010840

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20020010840 A1

 ${\tt TITLE: Multiprocessor \ cache \ coherence \ system \ and \ method \ in \ which \ \underline{processor} \ nodes}$  and input/output nodes are equal participants

PUBLICATION-DATE: January 24, 2002

INVENTOR-INFORMATION:

NAME	CITY	STATE	COUNTRY	RULE-47
Barroso, Luiz A.	Mountain View	CA	US	
Gharachorloo, Kourosh	Menlo Park	CA	US	
Nowatzyk, Andreas	San Jose	CA	US	
Ravishankar, Mosur K.	Mountain View	CA	US	
Stets, Robert J. JR.	Palo Alto	CA	US	

US-CL-CURRENT: <u>711</u>/<u>141</u>; <u>711</u>/<u>117</u>

Full Title Citation Front Review C	Jassiripation Date Reference Sequerio	es Attachments Craims 1990 Draw De
☐ 4. Document ID: US 6766	6360 B1	
L10: Entry 4 of 9	File: USPT	Jul 20, 2004

US-PAT-NO: 6766360

DOCUMENT-IDENTIFIER: US 6766360 B1

TITLE: Caching mechanism for remote read-only data in a cache coherent non-uniform

memory access (CCNUMA) architecture

Full Title ©	itation Front Re	view Classification Dat	te Reference	Claims RMC Drawiic

#### □ 5. Document ID: US 6748498 B2

Record List Display Page 3 of 4

L10: Entry 5 of 9

File: USPT

Jun 8, 2004

US-PAT-NO: 6748498

DOCUMENT-IDENTIFIER: US 6748498 B2

TITLE: Scalable multiprocessor system and cache coherence method implementing store-conditional memory transactions while an associated directory entry is encoded as a coarse bit vector

Full Title Gitation Front Review Classification Date Reference Claims KMC Draw D.

G. Document ID: US 6675265 B2

L10: Entry 6 of 9 File: USPT Jan 6, 2004

US-PAT-NO: 6675265

DOCUMENT-IDENTIFIER: US 6675265 B2

TITLE: Multiprocessor cache coherence system and method in which <u>processor</u> nodes and input/output nodes are equal participants

Title Citation Front Reviews Classification Cate Reference Citation Citation Color C

File: USPT

US-PAT-NO: 6182089

DOCUMENT-IDENTIFIER: US 6182089 B1

L10: Entry 7 of 9

TITLE: Method, system and computer program product for dynamically allocating large memory pages of different sizes

Title Cration Front Review Classification Date Reference Claims (Nuc. Crack Communication Date Reference)

B. Document ID: US 6141692 A

File: USPT

US-PAT-NO: 6141692

DOCUMENT-IDENTIFIER: US 6141692 A

L10: Entry 8 of 9

TITLE: Directory-based, shared-memory, scaleable multiprocessor computer system having deadlock-free transaction flow sans flow control protocol

Full Title Citation Front Review Classification Data Reference Claims Roll Draw Dr

☐ 9. Document ID: US 6041376 A

L10: Entry 9 of 9

File: USPT

Mar 21, 2000

Oct 31, 2000

Jan 30, 2001

Record List Display Page 4 of 4

US-PAT-NO: 6041376

DOCUMENT-IDENTIFIER: US 6041376 A

\*\* See image for Certificate of Correction \*\*

 ${\tt TITLE:}$  Distributed shared memory system having a first node that prevents other nodes from accessing requested data until a  ${\tt processor}$  on the first node controls the requested data

Full Title Citation Front	Review Classification	Date 8	eference			Ç	laims	K040	: Brav
		····	***************************************		************				**********
Clear Generate Co	ollection Print	Fw	d Refs	Bkw	d Refs	1 (	3enera	te OA	cs
	***************************************								
							_		
Terms						Docu	ments		

Display Format: - Change Format

Previous Page Next Page Go to Doc#

# **Refine Search**

#### Search Results -

Terms	Documents
L18 and ((invalidate NEAR1 (request\$2 or message\$1)) NEAR20 ((share\$2 NEAR3 copy) or (exclusive NEAR3 copy)))	0

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

L20

Refine Search

Recall Text
Clear

interrupt

#### **Search History**

## DATE: Friday, October 01, 2004 Printable Copy Create Case

Set Name side by side	Query	<u>Hit</u> Count	Set Name result set
DB=I	PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L20</u>	L18 and ((invalidate NEAR1 (request\$2 or message\$1)) NEAR20 ((share\$2 NEAR3 copy) or (exclusive NEAR3 copy)))	0	<u>L20</u>
<u>L19</u>	L18 and (multi\$2node NEAR6 computer)	1	<u>L19</u>
<u>L18</u>	L17 and (state adj machine)	1342	<u>L18</u>
<u>L17</u>	g06f 12/08	602252	<u>L17</u>
<u>L16</u>	L10 and ((invalidate NEAR1 (request\$2 or message\$1)) NEAR20 ((share\$2 NEAR3 copy) or (exclusive NEAR3 copy)))	2	<u>L16</u>
<u>L15</u>	L10 and (invalidate NEAR1 (request\$2 or message\$1))	23	<u>L15</u>
<u>L14</u>	L10 and (invalidate NEAR2 (request\$2 or message\$1))	23	<u>L14</u>
<u>L13</u>	L10 and (invalidate NEAR5 (request\$2 or message\$1))	50	<u>L13</u>
<u>L12</u>	L10 and (invalidate NEAR12 (request\$2 or message\$1))	50	<u>L12</u>
<u>L11</u>	L10 and invalidate	58	<u>L11</u>

<u>L10</u>	L8 and (cach\$6 adj line)	61	<u>L10</u>
<u>L9</u>	L8 and (cach\$6 adj2 line)	61	<u>L9</u>
<u>L8</u>	L6 and (home adj2 node)	61	<u>L8</u>
<u>L7</u>	13 and L6	0	<u>L7</u>
<u>L6</u>	L1 and ((share\$2 NEAR3 copy) or (exclusive NEAR3 copy))	221	<u>L6</u>
<u>L5</u>	L4 and ((share\$2 NEAR3 copy) or (exclusive NEAR3 copy))	0	<u>L5</u>
<u>L4</u>	11 and L3	10	<u>L4</u>
<u>L3</u>	g06f 13/364	602161	<u>L3</u>
<u>L2</u>	L1 and (multi\$2node NEAR6 computer)	14	<u>L2</u>
<u>L1</u>	(state adj machine) and (share\$2 adj memory)	2054	L1

### END OF SEARCH HISTORY